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(57) ABSTRACT 
A method and apparatus is described that filters an electrical 
signal. The filtering uses a capacitor multiplier circuit where 
the capacitor multiplier circuit uses at least one amplifier 
circuit and at least one capacitor. A filtered electrical signal 
results from a direct connection from an output of the at least 
one amplifier circuit. 
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PRACTICAL ACTIVE CAPACITOR FILTER 
ORIGIN OF THE INVENTION 
The invention described herein was made by employee(s) 
of the United States Government and may be manufactured 
and used by or for the Government of the United States of 
America for governmental purposes without the payment of 
any royalties thereon or therefor. 
BACKGROUND OF INVENTION 
In many circuits, a relatively large valued capacitor is 
dcsired. Howcver, to manufacture the :elatively large valued 
capacitor in, and on, an integrated circuit (or chip), normally 
requires that an unduly large portion of the available area of 
the integrated circuit be devoted to the capacitor. Accord- 
ingly, relatively large valued capacitors may be required to 
be connected externally to the integrated circuit. Externally 
connecting components (e.g., a capacitor) to the integrated 
circuit may present several problems including, but not 
limited to, decreased reliability, increased signal noise, and 
worse matching between components. 
One approach to the problem of insufficient on-chip 
capacitance may include the use of a known capacitance 
multiplication circuit (100) as shown in FIG. 1. The capaci- 
tance multiplication circuit (100) includes an amplifier cir- 
cuit (102) and a resistor R2 connected between a node of the 
amplifier circuit (102) and VIN. A capacitor C1 is connected 
between the node and a reference voltage potential, in this 
example, a ground voltage potential. The amplifier circuit 
(102) is arranged as a unity gain amplifier. Another resistor 
R3 connects between a another node of the amplifier circuit 
(102) and VOUT. The amplifier circuit (102) ensures that the 
voltage drop across the resistor R3 is equal to the voltage 
drop across the resistor R2. The effective capacitance of the 
capacitance multiplication circuit (100) is equal to C 1  times 
(R2+R3)/W. Thus, by making R2 larger than R3, the 
effectivc capacitance is much large than the capacitance of 
c1. 
SUMMARY OF INVENTION 
According to one aspect of one or more embodiments of 
the present invention, the present invention relates to an 
electrical signal filter circuit comprising an input signal line; 
an output signal line; a resistor where the resistor is opera- 
tively connected between the input signal line and a node; 
and a capacitor multiplier circuit where the capacitor mul- 
tiplier circuit is operatively connected to the node where the 
capacitor multiplier circuit comprises at least one amplifier 
circuit and at least one capacitor where the output signal line 
is directly connected to an output of the at least one amplifier 
circuit and where the capacitor multiplier circuit increases a 
cauacitance of a received signal. 
from the first differential amplifier circuit and the second 
differential amplifier circuit and a reference voltage poten- 
tial. 
According to one aspect of one or more embodiments of 
5 the present invention, the present invention relates to a 
method for filtering an electrical signal comprising inputting 
the electrical signal; filtering the electrical signal where the 
filtering uses a capacitor multiplier circuit and where the 
capacitor multiplier circuit comprises at least one amplifier 
10 circuit and at least one capacitor; and outputting a filtered 
electrical signal where the outputting results directly from an 
output of the at least one amplifier circuit. 
According to one aspect of one or more embodiments of 
the present invention, the present invention relates to an 
15 electrical signal filter circuit comprising means for inputting 
an electrical signal; means for filtering the electrical signal 
where the means for filtering uses a capacitor multiplier 
circuit and where the capacitor multiplier circuit comprises 
at least one amplifier circuit and at least one capacitor; and 
20 means for outputting a filtered electrical signal where the 
means for outputting results directly from an output of the at 
least one amplifier circuit. 
Other aspects and advantages of the invention will be 
apparcnt from the following description and the appended 
25 claims. 
BRIEF DESCRIPTION OF DRAWINGS 
FIG. 1 shows a schematic diagram of a typical capacitor 
FIG. 2 shows a schematic diagram of an electrical signal 
filter circuit in accordance with an embodiment of the 
present invention. 
FIG. 3 shows a schematic diagram of an electrical signal 
35 filter circuit using p-type and n-type differential amplifier 
circuits in accordance with an embodiment of the present 
invention. 
FIG. 4 shows a graph in accordance with an embodiment 
of the present invention. 
FIG. 5 shows a schematic diagram of a p-type differential 
amplifier circuit in accordance with an embodiment of the 
present invention. 
FIG. 6 shows a schematic diagram of an n-type differen- 
tial amplifier circuit in accordance with an embodiment of 
FIG. 7 shows a schematic diagram of an electrical signal 
filter circuit in accordance with an embodiment of the 
present invention. 
FIG. 8 shows a schematic diagram of an electrical signal 
filter circuit using a plurality of differential amplifier circuits 
in accordance with an embodiment of the present invention. 
FIG. 9 shows a schematic diagram of an electrical signal 
filter circuit using a plurality of differential amplifier circuits 
5 5  in accordance with an embodiment of the present invention. 
30 multiplier circuit. 
40 




According tn one aspect of one or more embodiments of 
the present invention, the present invention relates to an 
electrical signal filter circuit comprising an input signal line; 
an output signal line; a resistor where the resistor is opera- 
tively connected between the input signal line and a node; 60 
and a capacitor multiplier circuit where the capacitor mul- 
tiplier circuit is operatively connected to the node and the 
output signal line where the capacitor multiplier circuit In the following detailed description of the invention, 
comprises a first differential amplifier circuit, a second numerous specific details are set forth in order to provide a 
differential amplifier circuit, and at least one capacitor and 65 more thorough understanding of the invention. However, it 
where the at least one capacitor operatively connects will be apparent to one of ordinary skill in the art that the 
between at least one input terminal of at least one selected invention may be practiced without these specific details. In 
FIG. 10 shows a schematic diagram of an electrical signal 
fiiier circuii using p-type rn~d  n-iype diffeieiiiid iiii1p:ifiZi 
circuits in accordance with an embodiment of the present 
invention. 
DETAILED DESCRIPTION 
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othcr instanccs, well-known features have not been subtracting the final output, VO, from a output signal mea- 
described in detail to avoid obscuring thc invcntion. surcd from the signal amplifier chain. 
Embodiments of the present invcntion relatc to an clcc- A calibration cycle may be repeated as necessary to 
heal signal filter circuit. The clcctrical signal filtcr circuit providc correction for drifts with tempcraturc. However, 
includes a capacitor multiplier circuit wherc the capacitor 5 calibration may not need to be repeated continuously as in 
multiplier circuit includes an amplifier circuit and a capaci- a choppcr, ping-pong, or auto-zero system. The calibration 
tor. In one or morc embodiments, an output of the arnplificr signal CAL may be arranged to open the switch (206) using 
circuit is dircctly uscd as thc output of thc capacitor multi- cithcr a high voltage potential or a low voltage potcntial. 
plicr circuit. In one or morc cmbodimcnts, thc amplificr The switch (206) prcservcs the statc of the capacitor C2 
circuit includes a p-type diffcrcntial amplificr circuit and an 10 during thc calibration cyclc. Also, by removing the capacitor 
n-typc differential amplifier circuit. In onc or more cmbodi- C2 during the calibration cyclc, the timc the calibration 
mcnts, the capacitor is sclcctivcly disconncctcd from thc Cycle takcs is reduccd. Thc timc for calibration cycle may 
capacitor multiplicr circuit to calibrate an offset voltage include both a timc rcquircd for the capacitance multiplica- 
potcntial of the arnplificr circuit. tion circuit (200) to scttlc during calibration and a time 
filtcr circuit (200) in accordancc with an cmbodimcnt of the Many diffcrcnt amplifier circuit designs arc known in the 
prcscnt invcntion. Thc electrical signal filter circuit (200) art. With an amplificr circuit that uses a p-typc input field 
includcs a resistor R4 and a capacitor multiplicr circuit. mc effect transistor Pair, pcrformancc degrades abruptly as an 
capacitor multiplier circuit includcs an amplifier circuit input common mode Potential approaches a high 
(202) and a capacitor c2 .  Thc (202) is 20 sidc supply voltage potential. Also, with an amplifier circuit 
arranged as a unity gain amplifier circuit. Thc capacitor c 2  that an n-typc input field effect transistor pair, perfor- 
is opcratively connected between an input of the amplifier m ~ ~ c c  degrades abVtIY as an input common mode voltage 
circuit (202) and a reference voltagc potential, for cxamplc, Potential aPProachCs a low side Supply voltagC Potential. 
a ground voltage potcntial. The electrical signal filtcr circuit 
(200) forms an clcctical signal hitcr circuit by creating a 25 potcntial is fcd back to input terminals of an amplifier circuit 
resistor-capacitor (i.c., RC) filtcr. if thc output voltage potential is near a supply voltage 
potcntial. Accordingly, thc amplifier circuit may become 
locked in a non-pcrforrning State until the input voltage 
potcntial on thc input terminals of the amplifier circuit 
30 moves far enough away from thc supply voltage potential to 
break the lock. Thc undcsirablc operation is amplified in a 
capacitor multiplier circuit bccausc of a positive feedback 
path from thc amplificr circuit output to a positivc nodc of 
the amplifier circuit through resistors R 2  and R3 (as shown 
35 in FIG. 1). Accordingly, the amplifier circuit may remain 
locked over most of the amplifier circuit input voltage 
become locked, thc output voltage potential may bccomc 
FIG. 2 shows a schcmatic diagram of an clcctrical signal l 5  Wuircd lo after calibration. 
UndcsirabIc Operation may Occur as an Output 
A DC static analysis of the electrical signal filter circuit 
(ZOO), an idcalizcd amplifier circuit (202), shows 
that a transfer function is 
R4 
VOUI = v/h' + (V6 - w( E )  ( I )  
'OW' and ' I N  arc Ihc "Itage potentials at potcnbal range, Even if the amplifier circuit docs no( shown in 2' vh and v5 arc potentials that 
correspond to lhC ncgativc and positive terminals Of greatly distorted i n  a non-performing region bccausc some amplifier circuit (202). respcctivcly. and 134 and R6 arc thc 40 amplifier in thc circuit 
resistances shown in FIG. 2. In Equation I ,  an offset voltage configuration shown in FIG, 1. 
ingly, any imperfections or variations in thc offsct voltagc provide an cxtcndcd range, usually using a potential of the amplifier circuit (202) Over a common mode of n-typc input and p-typc input field effect 
In onc or morc embodiments, a method and apparatus to common modc rangc may combinc currents produccd from 
~~I'nOve Or reduce an OffsCt VOltagC potcntid Of the amplifier thc n-typc input and thc p-typc input field erect transistor 
circuit (202) is provided. The capacitancc multiplication pairs to form a single output and a of smoothing a 
circuit (200) uses a switch (206) to sclcctivcly disconncct transition bctwccn thc two ,,-type input and p-typc input 
thc capacitor C2 from the amplificr circuit (202). Thc switch 50 regions of operation, H ~ ~ ~ ~ ~ ~ ,  typical amplifier circuit 
(206) may be uscr controllcd and is connected to a calibra- designs arc not usually suitable for u~~ in a capacitor 
tion signal CAL through an invcrtcr (204). Whcn the Cali- rnultiplicr circuit bccausc thc n-typc input and p-typc input 
b r a h ~ ~  signal CAL is at, for CxamPk a low voltage Potcn- field cffcct transistor pairs may have inherently different 
tial, thc switch (206) is closcd. Accordingly, the capacitance offsct voltage potentials. As an amplifier circuit wansitions 
multiplication circuit (200) opcratcs normally. When *C 55 from grcatcr dcpcndcncc on thc n-input ficld effcct transistor 
calibration signal CAL is at, for examplc. a high voltage pairs to thc p - t y ~  input field effect transistor pain, or 
potcntial, thc switch (206) is opcn. vicc-vcrsa. an offsct voltage potcntial may changc dramati- 
In ordcr to dctcrminc an olTsct voltagc potcntial crror, thc cally. 
calibration signal CAL is sct LO opcn thc switch (206), and FIG. 3 shows a schcmatic diagram of an clccuical signal 
othcr switches (not shown) m o  thc input voltagc potcntial 60 filtcr circuit (300) using a p-type diffcrcntial amplificr circuit 
of any prcccding amplificr stagcs. A final output, VO, of a (302) and an n-typc dircrcntial arnplificr circuit (304) in 
signal arnplificr chain is rcad and savcd as a mro rcfcrcncc accordancc with an embodiment of thc prcscnt invcntion. 
point for thc signal arnplificr chain. Thc final output, Vo, lnstcad of a capacitor multiplicr circuit combining p-typc 
may bc convcrtcd to a digital valuc by a digital-to-analog and n-typc dcrivcd signals into a single output from a single 
convcrtcr. Thc signal amplificr chain may bc rcturncd 10 a 65 amplificr circuit, two complctc differential amplifier circuits, 
normal opcrating modc by closing thc switch (206). An each opcrating over a maximum input voltage potential 
offsct voltagc potcntial frce output can bc obtaincd by rangc, arc uscd. For example, the p-type differential ampli- 
impcrfcctions arc 
potential of the amplifier circuit (202) is (Vb-Vd Accord- h,fany amp[ificr circuit designs have been dcvelopcd to 
rangc arc and in lhc signal at 'OUT. 45 transistor pairs, Amplifier circuit designs with cxtcnded 
US 6,943,619 B1 
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fier circuit (302) and the n-type differential amplifier circuit 
(304) are each complete amplifier circuits. The capacitor C3 
is operatively connected bctween an input of both the p-type 
differential amplifier circuit (302) and the n-type differential 
amplifier circuit (304) and a reference voltage potential, for 
example, a ground voltage potential. 
Accordingly, over a majority of a common mode range 
the offset voltage potential of the p-type differential ampli- 
fier circuit (302) and the n-type differential amplifier circuit 
(304) is averaged and may not have any significant transi- 
tions when switching between an output voltage potential 
dominated by either the p-type differential amplifier circuit 
(302) or the n-type differential amplifier circuit (304). One 
of ordinary skill in the art will understand that both the 
p-typc differential amplifier circuit (302) and the n-type 
differential amplifier circuit (304) should be designed for 
minimal variation of offset voltage potential over usable 
ranges. 
As an input common mode range approaches one side of 
a supply voltage potential, a quality of an output voltage 
potential of an amplifier circuit will invariably deteriorate. 
However, the quality deterioration of the output voltage 
potential of the amplifier circuit does not occur in the middle 
of the range where the most accurate measurements are 
usually desired. 
Furthermore, the capacitor multiplier circuit shown in 
FIG. 3 eliminates a tendency of the capacitor multiplier 
circuit to become locked. As one differential amplifier circuit 
(302 or 304) begins to enter a non-performing region, the 
other differential amplifier circuit (304 or 302, respectively) 
remains in a performing region. Also, as an input voltage 
potential moves into a performing region for both the p-type 
differential amplifier circuit (302) and the n-type differential 
6 
nated by either the p-type differential amplifier circuit or 
n-type differential amplifier circuit. 
FIG. 5 shows a schematic diagram of a p-type diffcrential 
amplifier circuit (500) in accordance with an embodiment of 
5 the present invention. The p-type differential amplifier cir- 
cuit (500) includes a bias circuit (502) that controls a bias of 
a current source (504). The p-type differential amplifier 
circuit (500) also includes a differential amplifier (506) and 
an output circuit (508). 
The bias circuit (502) has an input voltage potential 
VPBIAS that controls a current through an n-channel tran- 
sistor (503) connected to a p-channel transistor (505) 
arranged as a diode. The bias condition of the bias circuit 
(502) is mirrored in thc p-channcl transistors (507, 509) in 
15 the current source (504). The differential amplifier (506) 
amplifies a difference between input voltage potentials 
VPMINUS and VPPLUS. A resulting voltage potential from 
the differential amplifier (506) is amplified by the output 
circuit (508). 
FIG. 6 shows a schematic diagram of an n-type differen- 
tial amplifier circuit (600) in accordance with an embodi- 
ment of the present invention. The n-type differential ampli- 
fier circuit (600) includes a differential amplifier (602) and 
an output circuit (604). 
The differential amplifier (602) amplifies a difference 
between input voltage potentials VNMINUS and VNPLUS. 
An amplitude of a voltage potential of a resulting difference 
signal is controlled by an input voltage potential VNBIAS 
that controls a bias through an n-channel transistor (603). A 
30 resulting voltage potential from the differential amplifier 
(602) is amplified by the output circuit (604). The input 
voltage potential VNBIAS also controls a bias of an n-chan- 
ne1 transistor (605). A p-channel transistor (607) amplifies a 




35 (602). amplifier circuit (304), one differential amplifier circuit (302 
302, respectively) out of the locked region. 
The combined p-type differential amplifier circuit (302) 
and the n - t y p  differential amp1ifier circuit (304) are 
signal filter circuit (300) uses a switch (308) to selectively 
disconnect the capacitor C3 from the capacitance multipli- 
is connected to a calibration signal CAL through an inverter 
(306). When the calibration signal CAL is at, for example, 45 have the Same voltage 
a low voltage potential, the switch (308) is closed. Accord- FIG, 7 shows a schematic diagram of an electrical signal 
ingb, the electrical signal filter circuit (300) operates nor- filter circuit (700) in accordance with an embodiment of the 
a high voltage potential, the switch (308) is open, and the may have an output of a capacitor multiplier circuit con- 
FIG. 4 shows a graph (400) in accordance with an simulations and actual circuit realizations show that under 
embodiment of the present invention. The graph (400) realistic conditions, the output signal at VOUT, connected of 
Shows a curve (402) of an input voltage potential. AreSPonSe the output of an amplifier circuit (702), has the most accurate 
from a P-tYpe differential amplifier circuit, P-tYPe and least distorted output of the connections listed above. 
differential amplifier circuit (302) shown in FIG. 3, is 55 Furthermore, the output signal at VOUT connected of the 
illustrated in curve (404). A response from an n-type differ- output of an amplifier circuit (702) has a lower impedance 
circuit (304) shown in FIG. 3, is illustrated in curve (406). an input ofthe amplifier circuit (702) and a reference voltage 
A response from a combined p-type differential amplifier potential, for example, a ground voltage potential. 
circuit and n-type differential amplifier Circuit, e&, the 60 The amplifier circuit (702) is arranged as a unity gain 
combined p-type differential amplifier circuit (302) and amplifier circuit. The electrical signal filter circuit (700) uses 
n-type differential amplifier circuit (304) of the electrical a switch (706) to selectively disconnect the capacitor C7 
signal filter circuit (300) shown in FIG. 3, is illustrated in from the amplifier circuit (702). The switch (706) may be 
curve (408). user controlled and is connected to a calibration signal CAL 
The curve (408) is averaged from the curves (404, 406). 65 through an inverter (704). When the calibration signal CAL 
Also, curve (408) does not show any significant transitions is at, for example, a low voltage potential, the switch (706) 
when switching between an output voltage potential domi- is closed. Accordingly, the electrical signal filter circuit 
or 304) nudges the other differential amplifier circuit (304 or In FIG. 1, when the capacitor multiplier circuit is 
used purely as a capacitor multiplier circuit, an input signal 
at VIN and an output signal at VOW are connected as 
labeled. If the capacitor multiplier circuit (100) is used as an 
as a unity gain amplifier circuit. The electrical 40 electrical signal filter, and not solely as a capacitor multiplier 
circuit (loo), the output signal at vom may be connected 
as shown in FIG. 1, connected to the plus terminal of the 
amplifier circuit (102). Theoretically, all three 
'ation circuit. The switch (308) may be user controlled and amplifier circuit (102), or connected to the output of the 
mally. When the calibration signal CAI- is at, for example, present invention, electrical signal filter circuit (700) 
50 nected to a following high impedance circuit. Accordingly, signal circuit (300) may be calibrated. 
eniiai arnpiiiier ciicuit, e.g., n-rypc difkieiiiid iiiiip:iki output. The capacitor is operativeiy connected beiween 
US 6,943,619 B1 
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(700) opcratcs normally. When thc calibration signal CAL is 
at, for examplc, a high voltage potential, the switch (706) is 
opcn, and thc electrical signal filter circuit (700) may bc 
calibratcd. 
FIG. 8 shows a schematic diagram of an electrical signal 
filtcr circuit (800) using a plurality of differential arnplificr 
circuits as part of a capacitor multiplier circuit in accordance 
with an cmbodimcnt of the present invention. Thc electrical 
signal filtcr circuit (800) includes two diffcrcntial arnplificr 
circuits (802, 804) arranged as unity gain amplificr circuits. 
Thc diffcrcntial amplificr circuit (802) is used to scalc thc 
currcnt from nodc N2 to node N3 across resistor R15. Thc 
diffcrcntial amplifier circuit (804) is uscd to copy thc capaci- 
tor voltagc at nodc N3 to a signal at VOUT. 
A basc timc constant for the capacitor multiplier circuit is 
dctcrmincd by R15 and C8, and the scaling is dctcrmined by 
R14/R16. Altcmatc values of R15 provide altematc brcak 
frcqucncics. An output signal can bc taken from any nodc 
exccpt VIN, but a signal obtained from a dircct conncction 
to an output of the differential amplifier circuit (804) (i.c., 
VOUT) is prcfcrrcd. A direct connection to the output of thc 
differential amplifier circuit (804) provides a more accuratc 
and less distortcd output signal. Furthermore, becausc thc 
scaling rcsistors (R14, R16) are electrically isolated from thc 
timc constant, the scaling resistors (R14, R16) may bc small. 
The capacitor C8 is opcratively connectcd betwccn an inpul 
of thc diffcrcntial amplifier circuit (804) and a rcfcrcncc 
voltagc potcntial, for cxamplc, a ground voltagc potential. 
Thc clcctrical signal filter circuit (800) uses a switch (808) 
to selcctively disconnect the capacitor C8 from the capaci- 
tance multiplication circuit. The switch (808) may be user 
controllcd and is connected to a calibration signal CAL 
through an invcrtcr (806). Whcn the calibration signal CAL 
is at, for cxamplc, a low voltage potential, the switch (808) 
is closcd. Accordingly, the electrical signal filter circuit 
(800) opcratcs normally. When the calibration signal CAL is 
at, for cxamplc, a high voltage potential, thc switch (808) is 
opcn, and thc clectrical signal filter circuit (800) may be 
calibratcd. 
FIG. 9 shows a schcmatic diagram of an electrical signal 
filtcr circuit (900) using a plurality of differential amplificr 
circuits as part of a capacitor multiplier circuit in accordancc 
with an cmbodimcnt of thc present invention. Thc electrical 
signal filtcr circuit (900) includes two diffcrcntial arnplificr 
circuits (902, 904). Differential amplifier circuit (904) is 
arrangcd as unity gain amplifier circuit. Thc differential 
arnplificr circuit (902) is uscd to scalc the current from a 
signal at VOUT to node N5 across resistor R22. Thc 
diffcrcntial amplifier circuit (904) is used to copy the capaci- 
tor voltagc at nodc N5 to node N4. 
A basc timc constant for the capacitor multiplier circuit is 
detcrmincd by R22 and C9, and thc scaling is determincd by 
R20iR21. Altcmatc values of R22 providc altematc brcak 
frcqucncics. An output signal can bc takcn from any nodc 
cxccpt VIN, but a signal obtaincd from a dircct conncction 
to an output of diITercntia1 amplificr circuit (902) (i.c., 
VOUT) is prcfcrrcd. Bccausc the scaling rcsistors (R20, 
R21) arc clcctrically isolatcd from thc timc constant, thc 
scaling rcsistors (R20, R21) may bc small. Thc capacitor C9 
is opcrativcly conncctcd bctwccn an input of the diffcrcntial 
amplificr circuit (904) and a rcfcrcncc voltagc potcntial, for 
cxamplc, a ground voltagc potential. 
The clcctrical signal filter circuit (900) uses a switch (908) 
to sclcctivcly disconncct thc capacitor C9 from thc capaci- 
tance multiplication circuit. The switch (908) may be uscr 
controllcd and is connected to a calibration signal CAL 
through an invcrter (906). Whcn ihc calibration signal CAL 
8 
is at, for example, a low voltage potential, the switch (908) 
is closcd. Accordingly, the clectrical signal filter circuit 
(900) opcratcs normally. When the calibration signal CAL is 
at, for example, a high voltage potential, the switch (908) is 
5 opcn, and the electrical signal filter circuit (900) may be 
calibratcd. 
FIG. 10 shows a schematic diagram of an electrical signal 
filter circuit (1000) using a p-type diffcrcntial amplifier 
circuit (1002) and an n-type diffcrcntial amplifier circuit 
10 (1004) as part of a capacitor multiplier circuit in accordance 
with an embodiment of the present invention. The capacitor 
multiplier circuit is arranged to providc a mcans for config- 
uring a cutoff frequency of the electrical signal filtcr (1000). 
The capacitor C10 is opcrativcly conncctcd bctween an 
15 input of both the p-type differcntial arnplificr circuit (1002) 
and the n-type differential amplifier circuit (1004) and a 
rcference voltage potential, for cxamplc, a ground voltage 
potential. 
Selectively switching different valucs for C10, R30, and 
2o R31 may be used; however, the valucs for C10, R30, and 
R31 may be selected based on other dcsign criteria. Accord- 
ingly, resistor R32 and resistor R33 (and additional resistors 
(not shown)) may be selectively switched to adjust the a 
cutoff frequency of the elcctrical signal filtcr (lOOO), and 
25 morc specifically, the capacitor multiplicr circuit. By sclcc- 
lively switching resistors (R32, R33), the lowest multiplier 
ratio (e.g., R31/(R32 and/or R33)) may bc obtaincd for cach 
desired cutoff frequency. One of ordinary skill in the art, 
having benefit of this disclosure, will undcrstand that cxten- 
30 sions to a larger numbers of selectablc frequcncies and 
optimization of the use of resistors may be dcsigncd without 
departing from the scope of the prcscnt invcntion. 
Advantages of thc present invention may includc onc or 
more of thc following. In one or morc cmbodimcnts, by 
35 using both a p-type differential amplificr circuit and an 
n-typc differcntial amplifier circuit in a capacitor multiplier 
circuit, somc common modc voltage potcntial rangc may be 
lost on one end of the range compared to solely using thc 
p-typc differential amplifier circuit or the n-type diffcrcntial 
40 amplifier circuit. Howcver, the other end of the common 
mode voltage potential range gains an equivalent amount 
lost from the original end of the rangc. Accordingly, a more 
symmclrical characteristic in the common modc voltage 
potential range is obtained. Furthermorc, correction of thc 
45 common modc voltage potential range may be obtaincd by, 
for cxamplc, adjusting a scaling factor. 
In one or more embodiments, because both a p-typc 
differential amplifier circuit and an n-type diffcrcntial ampli- 
5o fier circuit arc used in a capacitor multiplicr circuit, thc 
capacitor multiplier circuit avoids becoming locked in a 
non-performing statc. 
In onc or more cmbodimcnts, because both a p-type 
differential amplifier circuit and an n-typc diffcrcntial ampli- 
55 fier circuit arc used in a capacitor multiplier circuit, the 
capacitor multiplier circuit does not introducc a non-lincar- 
ity in a middle voltage potential of a full voltagc potential 
rangc. 
In one or morc embodimcnts, bccausc scaling rcsistors arc 
60 electrically isolated from a timc constant, thc scaling rcsis- 
tors may bc advantageously small both in physical sir.c and 
value. 
In one or more embodiments, at least onc capacitor is 
disconnccted from a capacitor multiplicr circuit. The dis- 
65 connection providcs a means to reduce a timc required to 
calibrate the capacitor multiplier circuit and recover from 
thc calibration. 
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In one or more embodiments, because an output signal 
linc is directly connected to an output of an amplifier circuit 
in a capacitor multiplier circuit, a output signal from the 
capacitor multiplier circuit is more accurate and less dis- 
torted. 
In one or more embodiments. a capacitor multiplier 
circuit provides an effectivc capacitance value that is larger 
than a value of an physical capacitor used in the capacitor 
multiplier circuit. The capacitor multiplicr circuit is advan- 
tageously used in an electrical signal filter circuit that may 
be arranged as an RC filter circuit. 
While the invention has been described with respect to a 
limited number of embodiments, those skilled in the art, 
having benefit of this disclosure, will appreciate that other 
embodiments can be devised which do not depart from the 
scope of the invention as disclosed herein. Accordingly, the 
scope of the invention should be limited only by the attached 
claims. 
What is claimed is: 
1. An electrical signal filter circuit, comprising: 
an input signal line; 
an output signal line; 
a first resistor Operatively connected to the input signal 
line; 
a first node operatively connected to the first resistor such 
that the first resistor is operatively connected between 
the input signal line and the first node; 
a capacitor multiplier circuit operatively connected to the 
first node, wherein the capacitor multiplier circuit com- 
prises at least one amplifier circuit and at least one 
capacitor, wherein the at least one amplifier circuit 
comprises a negative input, a positive input and an 
output, wherein the first node is operatively connected 
to the positive input of the at least one amplifier circuit 
of the capacitor multiplier circuit, and wherein the 
capacitor multiplier circuit increases a capacitance of 
the output signal line; 
a second resistor operatively connected to the output 
signal line; 
a second node operatively connected to the second resis- 
tor such that the second resistor is operatively con- 
nected between the output signal line and the second 
node and wherein the second node is also operatively 
connected to the negative input and the output of the at 
least one amplifier circuit; and 
an on-off switch operatively connected to capacitor and 
selectively connected to the first node. 
2. An electrical signal filter circuit, comprising: 
an input signal line; 
an output signal line; 
a capacitor multiplier circuit wherein the capacitor mul- 
10 
a node operatively connected to the resistor such that the 
resistor is operatively connected between the input 
signal linc and the node; 
a capacitor multiplier circuit, wherein the capacitor mul- 
tiplier circuit is operatively connected to the node and 
the output signal line, wherein the capacitor multiplier 
circuit comprises a first differential amplifier circuit 
opcratively connected to the node, a second diffcrential 
amplifier circuit operatively connected to the first dif- 
ferential amplifier circuit, and at least one capacitor 
operativcly connected to at least one input terminal 
selected from the first differential amplifier circuit and 
the second differential amplifier circuit; 
a reference voltagc potential operatively connected to the 
at least one capacitor such that the at least one capacitor 
is opcratively connected between the reference voltage 
potential and the at least one input terminal selected 
from the first differential amplifier circuit and the 
second differential amplifier circuit; and 
a switch, wherein the switch selectively disconnects the at 
least one capacitor from the at least one input terminal. 
4. The electrical signal filter circuit of claim 3, wherein 
the first switch is operatively connected to a calibration 
signal line. 
5. The electrical signal filter circuit of claim 4, wherein 
the first switch is user controlled. 
6. The electrical signal filter circuit of claim 2, further 
comprising: 
a second switch, wherein the second switch selectively 
adjusts a cutoff frequency of the electrical signal filter 
circuit. 
7. The electrical signal filter circuit of claim 6, wherein 
8. A method for filtering an electrical signal, comprising 
inputting the electrical signal; 
filtering the electrical signal, wherein the filtering step 
uses a capacitor multiplier circuit, wherein the capaci- 
tor multiplier circuit comprises at least one amplifier 
circuit and at least one capacitor, wherein the at least 
one amplifier circuit comprises two inputs and an 
output, and wherein the electrical signal enters through 
onc of the two inputs; 
outputting a filtered electrical signal, wherein the output- 
ting step results directly from the output of the at least 
one amplifier circuit; and 
calibrating an offset voltage potential of the filtered elcc- 
trical signal from the outputting step by selectively 
disconnecting the at least one capacitor from the elec- 
trical signal. 







the second switch is user controlled. 





tiplier circuit comprises at least one amplifier circuit 
and at least one capacitor, wherein the at least one 
amplifier circuit comprises a negative input, a positive 55 
input and an output, wherein the output signal line is 
output of the at least one amplifier circuit, and wherein 
the input signal line is operatively connected to the 
positive input of the at least one amplifier circuit; and 6o 
an on-off switch operatively connected to the at least one 
capacitor and selectively connected to the input signal 
line. 
the steps Of: 
inputting the electrical signal; 
filtering the electrical signal, wherein the filtering step 
capacitor multiplier circuit comprises at least one 
amplifier circuit and at least one capacitor, wherein the 
at least one amplifier circuit comprises two inputs and 
an output, and wherein the electrical signal enters 
through one of the two inputs; 
outputting a filtered electrical signal, wherein the output- 
ting step results directly from the output of the at least 
selectively adjusting a cutoff frequency of the filtered 
operaiivciy cuiiriecicd iu ai the negative iiipiit iiiid . -n-n U Y C O  u n nnr\o-itr\r Cuyu"L"* mirlt;nlinr "'Y'L'y"" rirriiit ., ..-...., -... ~ n , i  ir,hP+Pin ..__-_---. 
3. An electrical signal filter circuit, comprising: 
an input signal line; 65 one amplifier circuit; and 
an output signal line; 
a resistor operatively connected to the input signal line; electrical signal from the outputting step. 
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10. The electrical signal filter circuit of claim 2, wherein 
the at least one amplifier circuit compriscs at least one p-typc 
diffcrcntial amplifier circuit and at least one n-type differ- 
entia1 amplificr circuit. 
thc at least one amplificr circuit comprises a positive 
input and an output; 
means for outputting a filtcrcd clcctrical signal opera- 
tively conncctcd to thc means for filtering, whercin the 
means for outputting results dircctly from the output of 
the at least one arnplificr circuit; and 
means for calibrating an offset voltage potential of the means 
for filtering wherein thc means for calibrating is selectively 
conncctcd to the positivc input of thc at least one amplificr 
5 11. An electrical signal filter circuit, comprising: 
means for inputting an electrical signal; 
means for filtering thc electrical signal opcrativcly con- 
ncclcd to the means for inputting, whcrcin thc mcans 
for filtering uses a capacitor multiplier circuit, wherein I O  circuit. 
the capacitor multiplier circuit comprises at least onc 
arnplificr circuit and at least onc capacitor, and whcrcin * * * * *  
I 
